# Lab# 6: Bipolar Junction Transistor Static Characteristics (CE)

## **Objective:**

To study the input and output characteristics of an NPN transistor in Common Emitter mode and determine transistor parameters.

## **Overview:**

A **Bipolar Junction Transistor**, or **BJT** is a three terminal device having two PNjunctions connected together in series. Each terminal is given a name to identify it and these are known as the Emitter (E), Base (B) and Collector (C). There are two basic types of bipolar transistor construction, NPN and PNP, which basically describes the physical arrangement of the P-type and N-type semiconductor materials from which they are made. Bipolar Transistors are "CURRENT" Amplifying or current regulating devices that control the amount of current flowing through them in proportion to the amount of biasing current applied to their base terminal. The principle of operation of the two transistor types NPN and PNP, is exactly the same the only difference being in the biasing (base current) and the polarity of the power supply for each type.



The symbols for both the NPN and PNP bipolar transistor are shown above along with the direction of conventional current flow. The direction of the arrow in the symbol shows current flow between the base and emitter terminal, pointing from the positive P-type region to the negative N-type region, exactly the same as for the standard diode symbol. For normal operation, the emitter-base junction is forward-biased and the collector-base junction is reverse-biased.

## **Transistor Configurations**

There are three possible configurations possible when a transistor is connected in a circuit: (a) Common base, (b) Common emitter (c) Common collector. We will be focusing on the common emitter configurations in this experiment. The behaviour of a transistor can be represented by d.c. current-voltage (I-V) curves, called the static characteristic curves of the device. The three important characteristics of a transistor are:

(i) Input characteristics, (ii) Output characteristics and (iii) Transfer Characteristics. These characteristics give information about various transistor parameters, e.g. input and out dynamic resistance, current amplification factors, etc.

#### **Common Emitter Transistor Characteristics**

In a common emitter configuration, emitter is common to both input and output as shown in its circuit diagram.

(1) *Input Characteristics:* The variation of the base current  $I_B$  with the base-emitter voltage  $V_{BE}$  keeping the collector-emitter voltage  $V_{CE}$  fixed, gives the input characteristic in CE mode.

**Input Dynamic Resistance (r**<sub>i</sub>): This is defined as the ratio of change in base emitter voltage ( $\Delta V_{BE}$ ) to the resulting change in base current ( $\Delta I_B$ ) at constant collector-emitter voltage ( $V_{CE}$ ). This is dynamic and it can be seen from the input characteristic, its value varies with the operating current in the transistor:

$$r_i = \frac{\Delta V_{BE}}{\Delta I_B} \bigg|_{V_{CE}}$$

The value of r<sub>i</sub> can be anything from a few hundreds to a few thousand ohms.

(2) Output Characteristics: The variation of the collector current  $I_C$  with the collectoremitter voltage  $V_{CE}$  is called the output characteristic. The plot of  $I_C$  versus  $V_{CE}$  for different fixed values of  $I_B$  gives one output characteristic. Since the collector current changes with the base current, there will be different output characteristics corresponding to different values of  $I_B$ .

**Output Dynamic Resistance (r<sub>o</sub>):** This is defined as the ratio of change in collectoremitter voltage ( $\Delta V_{CE}$ ) to the change in collector current ( $\Delta I_C$ ) at a constant base current  $I_B$ .

$$r_o = \frac{\Delta V_{CE}}{\Delta I_C} \bigg|_{I_B}$$

The high magnitude of the output resistance (of the order of 100 kW) is due to the reverse-biased state of this diode.

(3) *Transfer Characteristics*: The transfer characteristics are plotted between the input and output currents ( $I_B$  versus  $I_C$ ). Both  $I_B$  and  $I_C$  increase proportionately.

#### **Current amplification factor (β)**

This is defined as the ratio of the change in collector current to the change in base current at a constant collector-emitter voltage ( $V_{CE}$ ) when the transistor is in active state.

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B}\Big|_{V_{CR}}$$

This is also known as small signal current gain and its value is very large. The ratio of  $I_C$  and  $I_B$  we get what is called  $\beta_{dc}$  of the transistor. Hence,

$$\boldsymbol{\beta}_{dc} = \frac{\boldsymbol{I}_{C}}{\boldsymbol{I}_{B}}\Big|_{V_{CE}}$$

Since I<sub>C</sub> increases with I<sub>B</sub> almost linearly, the values of both  $\beta_{dc}$  and  $\beta_{ac}$  are nearly equal.

### **Circuit components/Equipments:**

(i) Transistor (BC 107 or equivalent), (ii) Resistors (2 Nos.) (iii) Multimeters (3 Nos.), (iv) D.C. power supply, (v) Connecting wires and (vi) Breadboard.

## **Circuit Diagrams:**



NPN transistor in CE configuration

## **Procedure:**

- 1. Note down the code of the transistor.
- 2. Identify different terminals (E, B and C) and the type (PNP/NPN) of the transistors. For any specific information refer to the datasheet of the transistors.

#### (I) NPN Common Emitter (CE) characteristics

- 1. Now configure CE circuit using the NPN transistor as per the circuit diagram. Use  $R_B = 100k\Omega$  and  $R_C = 1 k\Omega$ .
- 2. For input characteristics, first fix the voltage  $V_{CE}$  by adjusting  $V_{CC}$  to the minimum possible position. Now vary the voltage  $V_{BE}$  slowly (say, in steps of 0.05V) by varying  $V_{BB}$ . Measure  $V_{BE}$  using a multimeter. If  $V_{CE}$  varies during measurement bring it back to the set value To determine  $I_B$ , measure  $V_{RB}$  across the resistor  $R_B$  and use the relation  $I_B = V_{RB}/R_B$ .
- 3. Repeat the above step for another value of  $V_{CE}$  say, 2V.
- 4. For output characteristics, first fix  $I_B = 0$ , i.e.  $V_{RB} = 0$ . By adjusting  $V_{CC}$ , vary the collector voltage  $V_{CE}$  in steps of say 1V and measure  $V_{CE}$  and the corresponding  $I_C$  using multimeters. If needed vary  $V_{CE}$  in negative direction as described for CB configuration and measure both  $V_{CE}$  and  $I_C$ , till you get 0 current.
- 5. Repeat the above step for at least 5 different values of  $I_B$  by adjusting  $V_{BB}$ . You may need to adjust  $V_{BB}$  continuously during measurement in order to maintain a constant  $I_B$ .
- 6. Plot the input and output characteristics by using the readings taken above and determine the input and output dynamic resistance.
- 7. To plot transfer characteristics, select a suitable voltage  $V_{CE}$  well within the active region of the output characteristics, which you have tabulated already (no need to take further data). Plot a graph between I<sub>C</sub> and the corresponding I<sub>B</sub> at the chosen voltage  $V_{CE}$ . Determine  $\beta_{ac}$  from the slope of this graph.

## **Observations:**

Transistor code: \_\_\_\_\_,  $R_B =$ \_\_\_\_,  $R_C =$ \_\_\_\_\_.

### Table (1): Input Characteristics

Sl. No.	$V_{CE} = \_V$				
	VBE (V)	V <sub>RB</sub> (V)	I <sub>B</sub> (µA)		
1					
2					
10					

Table (2): Output Characteristics

SI.	$I_{B1} = 0$		$I_{B2} = $		$I_{B3} = $		$I_{B4} = $		$I_{B5} = $	
No.	VCE	Ic	VCE	Ic	VCE	Ic	VCE	Ic	VCE	Ic
	(V)	(mA)	(V)	(mA)	(V)	(mA)	(V)	(mA)	(V)	(mA)
1										
2										
10										

```
Table (3): Transfer CharacteristicsV_{CE} = _____
```

SI. No.	I <sub>B</sub> (µA)	I <sub>C</sub> (mA)
1		
2		
3		
4		
5		

## Graphs:

Plot the input, output and transfer characteristics for each configuration.

- (1)Input characteristics: Plot  $V_{BE} \sim I_B$ , for different  $V_{CE}$  and determine the input dynamic resistance in each case at suitable operating points.
- (2)Output characteristics: Plot  $V_{CE} \sim I_C$ , for different  $I_B$  and determine the output dynamic resistance in each case at suitable operating points in the active region.
- (3)Transfer characteristics: Plot  $I_B \sim I_C$ , for a fixed  $V_{CE}$  and determine  $\beta_{ac}$ .

## **Results/Discussions:**

**Precautions:** 

## Lab#7: Study of Common Emitter Transistor Amplifier circuit

### **Objectives:**

1. To design a common emitter transistor (NPN) amplifier circuit.

2. To obtain the frequency response curve of the amplifier and to determine the midfrequency gain, Amid, lower and higher cutoff frequency of the amplifier circuit.

## **Overview:**

The most common circuit configuration for an NPN transistor is that of the *Common Emitter Amplifier* and that a family of curves known commonly as the *Output Characteristics Curves*, relates the Collector current ( $I_C$ ), to the output or Collector voltage ( $V_{CE}$ ), for different values of Base current ( $I_B$ ). All types of transistor amplifiers operate using AC signal inputs which alternate between a positive value and a negative value. Presetting the amplifier circuit to operate between these two maximum or peak values is achieved using a process known as *Biasing*. Biasing is very important in amplifier design as it establishes the correct operating point of the transistor amplifier ready to receive signals, thereby reducing any distortion to the output signal.

The single stage common emitter amplifier circuit shown below uses what is commonly called "Voltage Divider Biasing". The Base voltage ( $V_B$ ) can be easily calculated using the simple voltage divider formula below:

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

Thus the base voltage is fixed by biasing and it is independent of base current as long as the current in the divider circuit is large compared to the base current. Thus assuming  $I_B \approx 0$ , one can do the approximate analysis of the voltage divider network without using the



transistor gain,  $\beta$ , in the calculation. Note that the approximate approach can be applied with a high degree of accuracy when the following condition is satisfied:

$$\beta R_E \geq 10R_2$$

#### Load line and Q-point

A static or DC load line can be drawn onto the output characteristics curves of the transistor to show all the possible operating points of the transistor from fully "ON" ( $I_C = V_{CC}/(R_C + R_E)$ ) to fully "OFF" ( $I_C = 0$ ). The quiescent operating point or **Q-point** is a point on this load line which represents the values of  $I_C$  and  $V_{CE}$  that exist in the circuit when no input signal is applied. Knowing  $V_B$ ,  $I_C$  and  $V_{CE}$  can be calculated to locate the operating point of the circuit as follows:

 $V_E = V_B - V_{BE}$ 

So, the emitter current,

$$I_E \approx I_C = \frac{V_E}{R_E}$$
  
and  $V_{CE} = V_{CC} - I_C (R_C + R_E)$ 

It can be noted here that the sequence of calculation does not need the knowledge of  $\beta$  and  $I_B$  is not calculated. So the Q-point is stable against any replacement of the transistor.

Since the aim of any small signal amplifier is to generate an amplified input signal at the output with minimum distortion possible, the best position for this Q-point is as close to the centre position of the load line as reasonably possible, thereby producing a Class A type amplifier operation, i.e.  $V_{CE} = 1/2V_{CC}$ .

## **Coupling and Bypass Capacitors**

In CE amplifier circuits, capacitors  $C_1$  and  $C_2$  are used as Coupling Capacitors to separate the AC signals from the DC biasing voltage. The capacitors will only pass AC signals and block any DC component. Thus they allow coupling of the AC signal into an amplifier stage without disturbing its Q point. The output AC signal is then superimposed on the biasing of the following stages. Also a bypass capacitor,  $C_E$  is included in the Emitter leg circuit. This capacitor is an open circuit component for DC bias, meaning that the biasing currents and voltages are not affected by the addition of the capacitor maintaining a good Q-point stability. However, this bypass capacitor acts as a short circuit path across the emitter resistor at high frequency signals increasing the voltage gain to its maximum. Generally, the value of the bypass capacitor,  $C_E$  is chosen to provide a reactance of at most, 1/10th the value of  $R_E$  at the lowest operating signal frequency.

#### **Amplifier Operation**

Once the Q-point is fixed through DC bias, an AC signal is applied at the input using coupling capacitor  $C_1$ . During positive half cycle of the signal  $V_{BE}$  increases leading to increased  $I_B$ . Therefore  $I_C$  increases by  $\beta$  times leading to decrease in the output voltage,

 $V_{CE}$ . Thus the CE amplifier produces an amplified output with a phase reversal. The voltage Gain of the common emitter amplifier is equal to the ratio of the change in the output voltage to the change in the input voltage. Thus,

$$A_V = \frac{V_{out}}{V_{in}} = \frac{\Delta V_{CE}}{\Delta V_{BE}}$$

The input  $(Z_i)$  and output  $(Z_o)$  impedances of the circuit can be computed for the case when the emitter resistor  $R_E$  is completely bypassed by the capacitor,  $C_E$ :

$$\mathbf{Z}_i = \mathbf{R}_1 \| \mathbf{R}_2 \| \boldsymbol{\beta} \mathbf{r}_e \text{ and } \mathbf{Z}_o = \mathbf{R}_C \| \mathbf{r}_o$$

where  $r_e (26mV/I_E)$  and  $r_o$  are the emitter diode resistance and output dynamic resistance (can be determined from output characteristics of transistor). Usually  $r_o \ge 10 R_C$ , thus the gain can be approximated as

$$A_{V} = \frac{V_{out}}{V_{in}} = -\frac{\beta I_{B}(\mathbf{R}_{C} \| \mathbf{r}_{o})}{I_{B}\beta r_{e}} \cong -\frac{R_{C}}{r_{e}}$$

The negative sign accounts for the phase reversal at the output.

**Note:** In the circuit diagram provided below, the emitter resistor is split into two in order to reduce the gain to avoid distortion. So the expression for gain is modified as

$$A_V \cong -\frac{R_{\rm C}}{(R_{E1}+r_e)}$$

#### **Frequency Response Curve**

The performance of an amplifier is characterized by its frequency response curve that shows output amplitude (or, more often, voltage gain) plotted versus frequency (often in log scale). Typical plot of the voltage gain of an amplifier versus frequency is shown in the figure below. The frequency response of an amplifier can be divided into three frequency ranges.



The frequency response begins with the lower frequency range designated between 0 Hz and lower cutoff frequency. At lower cutoff frequency, fL, the gain is equal to 0.707 Amid. Amid is a constant mid-band gain obtained from the mid-frequency range. The third, the higher frequency range covers frequency between upper cutoff frequency and above. Similarly, at higher cutoff frequency, fH, the gain is equal to 0.707 Amid. Beyond this the gain decreases with frequency increases and dies off eventually.

#### The Lower Frequency Range

Since the impedance of coupling capacitors increases as frequency decreases, the voltage gain of a BJT amplifier decreases as frequency decreases. At very low frequencies, the capacitive reactance of the coupling capacitors may become large enough to drop some of the input voltage or output voltage. Also, the emitter-bypass capacitor may become large enough so that it no longer shorts the emitter resistor to ground.

## The Higher Frequency Range

The capacitive reactance of a capacitor decreases as frequency increases. This can lead to problems for amplifiers used for high-frequency amplification. The ultimate high cutoff frequency of an amplifier is determined by the physical capacitances associated with every component and of the physical wiring. Transistors have internal capacitances that shunt signal paths thus reducing the gain. The high cutoff frequency is related to a shunt time constant formed by resistances and capacitances associated with a node.

#### **Design:**

Before designing the circuit, one needs to know the circuit requirement or specifications. The circuit is normally biased for V<sub>CE</sub> at the mid-point of load line with a specified collector current. Also, one needs to know the value of supply voltage V<sub>CC</sub> and the range of  $\beta$  for the transistor being used (available in the datasheet of the transistor).

Here the following specifications are used to design the amplifier:

## $V_{CC} = 12V$ and $I_C = 1$ mA

Start by making  $V_E = 0.1 V_{CC}$ . Then  $R_E = V_E/I_E$  (Use  $I_E \approx I_C$ ).

Since  $V_{CE} = 0.5 V_{CC}$ , Voltage across  $R_C = 0.4 V_{CC}$ , i.e.  $R_C = 4.R_E$ 

In order that the approximation analysis can be applied,  $R_2 \leq 0.1 \beta R_E$ . Here  $\beta$  is the minimum rated value in the specified range provided by the datasheet (in this case  $\beta = 50$ ).

 $R_1 = \frac{V_1}{V_2} R_2$ ,  $V_1$  (= V<sub>CC</sub>-V<sub>2</sub>)and  $V_2$  (= V<sub>E</sub>+V<sub>BE</sub>) are voltages across R<sub>1</sub> and R<sub>2</sub>,

respectively.

Based on these guidelines the components are estimated and the nearest commercially available values are used.

### **Components/ Equipments:**

- 1. Transistor: CL100 (or equivalent general purpose npn)
- 2. Resistors:  $R_1 = 26$  (27) K $\Omega$ ,  $R_2 = 5$  (4.7+0.22) K $\Omega$ ,  $R_C = 4$  (3.9) K $\Omega$ ,  $R_E = 1$ k $\Omega$  ( $R_{E1} = 470$  $\Omega, R_{E2}=560 \Omega$
- 3. Capacitors:  $C_1 = C_2 = 1 \ \mu F$  (2 nos.),  $C_E = 100 \mu F$
- 4. Power Supply ( $V_{CC} = 12V$ )

- 5. Oscilloscope
- 6. Function Generator (~ 100-200 mV pp, sinusoidal for input signal)
- 7. Breadboard
- 8. Connecting wires

### **Circuit Diagram:**



## **Procedure:**

- 1. Measure and record all the values of resistance and capacitance and  $\beta$  of the transistor using a multimeter. Configure the circuit as per the diagram.
- 2. Apply supply voltage to the circuit. Measure and record all the dc parameters listed in Table 1 in absence of the ac signal.
- 3. Next, set the function generator in 20Hz "Frequency" range. Also, set the "Attenuation" button at 40dB. Connect the output to the oscilloscope and adjust the "Amplitude" knob till you get a sinusoidal input signal, Vi  $\approx$  100-200 mV peak-to-peak value. DO NOT CHANGE THIS SETTING THROUGHOUT THE EXPERIMENT.
- 4. Now apply this input signal to the circuit you have made keeping the connection to oscilloscope in tact. Feed the output of the circuit to the other channel of oscilloscope. Take care to make all the ground pins common.
- 5. With input signal amplitude always constant, increase signal frequency slowly. Observe, measure and record the output voltage,  $V_o$ . Scan the entire frequency in the range 20 Hz 2 MHz. You may have to measure  $V_i$  and take the ratio  $V_o/V_i$  each time in case input fluctuation is too large to hold constant.
- 6. Calculate the voltage gain for each frequency. Observe the inverted output.
- 7. Plot the frequency response curve, i.e. voltage gain in dB versus frequency on a semilog graph-sheet.
- 8. Estimate the mid-frequency gain and also the lower and higher cut off frequencies and hence the bandwidth.

#### **Observations:**

$$\beta = \______, R_2 = \_\___, R_C = \_\___, R_E = \_\___; C_1 = \_\__, C_2 = \_\__, C_E = \_\___$$

Table 1: D.C. analysis of the circuit

$V_{\rm CC} = 12V$				
Parameter	<b>Computed value</b>	<b>Observed value</b>		
$V_{B}(V)$				
$V_{E}(V)$				
I <sub>C</sub> ≈I <sub>E</sub> (mA)				
VCE (V)				
$\mathbf{O}$ point is at $(\mathbf{V} - \mathbf{m}\mathbf{A})$				

Q-point is at (\_\_V, \_\_mA)

## Table 2: Frequency response

$$V_i(pp) = \___ mV$$

Sl. No.	Frequency, f (kHz)	V <sub>0</sub> (pp) (Volt)	$Gain, A_V = \frac{V_o(pp)}{V_i(pp)}$	Gain (dB)
1				
2				

Calculations:  $r_e = \_$ ,  $Z_i = \_$ ,  $Z_o = \_$ Theoretical value of  $A_v$  in mid-frequency range = \_\_\_\_\_

**Graphs:** Plot the frequency response curve (semi-log plot) and determine the cut-off frequencies, bandwidth and mid- frequency gain.

## **Discussions:**

#### **Precautions:**

- 1. Vary the input signal frequency slowly.
- 2. Connect electrolytic capacitors carefully.

**Reference:** Electronic devices and circuit theory, Robert L. Boylestad & Louis Nashelsky (10<sup>th</sup> Edition)